FORMAL VERIFICATION IN VERY LARGE-SCALE INTEGRATIONDESIGNING
Abstract and keywords
Abstract (English):
The main routes of the high-level synthesisof the VLSI gated descriptions are considered. The project verification problems on the functional level, inherent in traditional methods of design are defined. The basic provisions of the developed architecture-independent technology for VLSI representation on the basis of the functional-flow paradigm of parallel programming are presented. The approach to the project formal verification in the high level synthesis is offered.

Keywords:
verification, very large-scale integration (VLSI), functional programming, parallel computing
Text
Text (PDF): Read Download
References

1. Nepomnyaschiy O.V., Alekminskiy S.Yu. Problemy verifikacii proekta pri skvoznom proektirovanii vychislitel'nyh sistem na kristalle - nano- i mikrosistemnaya tehnika. - M.: Novye tehnologii, 2010. - № 9 (122). - S. 4-7.

2. Nemudroe V., Martin G. Sistemy-na-kristalle. Proektirovanie i razvitie. - M.: Tehnosfera, 2004.

3. Legalov A.I. Funkcional'nyy yazyk dlya sozdaniya arhitekturno-nezavisimyh parallel'nyh programm // Vychislitel'nye tehnologii. - 2005. - № 1 (10). - S. 71-89.


Login or Create
* Forgot password?